igneum-labs
72ce95e3c2
Miner window audit: the Earnings row is two windows (7 days, all time) under the 24-hour headline; the 24-hour count never falls back to zero before the engine's earned sums land
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 14:23:33 +00:00
igneum-labs
d5e4430b1e
Class v6 floor lane 5 (invention): the knee row from PC 1 (the hash lane, kit d): at the 1,300 lock the hinted w64 form reads 37.6 against the 4-byte row's 100.6 MH/s at 2.3x the energy per hash, so W = 16 is dead at the knee as at stock; every row this lane owed on W = 16 is closed
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 2abd053fc2abd053fc3
2026-10-08 14:05:41 +00:00
igneum-labs
9074a21d47
Merge class-v6-floor-sm-docs fecdcd36 into master (gate: green on fecdcd36, recorded by tools/ci/pre-push.sh; landed on the box mirror under the exception declared by main: main's ruling, 7 Oct 2026 19:5x UK: the GitHub account is suspended, lanes land on the box mirror's master, the box gate stamp is the verdict; GitHub gets the fast-forward when it answers)
2026-10-08 13:58:19 +00:00
igneum-labs
b6fabbc1fc
Merge app-audit-26 df4a78d6 into master (gate: green on df4a78d6, recorded by tools/ci/pre-push.sh; landed on the box mirror)
2026-10-08 13:57:34 +00:00
igneum-labs
05afc9b9f5
Merge ca3-coord-record c68bfac6 into master (gate: green on c68bfac6, recorded by tools/ci/pre-push.sh; landed on the build mirror)
2026-10-08 13:56:27 +00:00
igneum-labs
df4a78d6a1
Miner window audit: the dev fee section is last on Settings with no control (the coordinator's order of 8 October 2026, earnings-26); T-R12 counts s-fee-card and asserts no input
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 13:50:17 +00:00
igneum-labs
eefd417d10
Miner window audit, 8 October 2026: every page as it stands, the register of 21 repeats and 21 misleading readouts with a verdict each, the four-page layout (Mine, Tune, Earnings, Settings) row by row with the words, the release-0.3.26 build plan for the UI lane (8 items, hours, one test per repeat), five questions held for the founder with defaults; the record joins the export exclude list
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 13:50:17 +00:00
igneum-labs
fecdcd36a3
Class v6 floor lane 1: sm-sparse.md, the PC 1 table deduplicated (the job's five-minute uploads repeat earlier lines)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 117a399ef117a399efd
2026-10-08 13:49:30 +00:00
igneum-labs
fc10ff2876
Class v6 floor lane 1: sm-sparse.md with PC 1's ladder (class v3 at stock agrees with the rented ladder at every rung, 3 to 3.5 percent at best; class v4 at the 1,300 lock needs every SM; the class v3 lock ladder partial and re-run owed; the memory-clock ladder queued)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 68fc172d5117a399efd
2026-10-08 13:49:30 +00:00
igneum-labs
418f08742a
Class v6 floor lane 1: sm-sparse.md, the decomposition rows (the awake floor 120 to 139 W on every card, the memory path 10 to 13 nJ per dependent read against the devices' modelled 2.0 or 1.2), the 5090's clean self-tune rows (sp37 of 170 at 2.5 percent under base on class v3, nothing on class v4), every pod destroyed
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of e89fef216117a399efd
2026-10-08 13:49:30 +00:00
igneum-labs
a9b70f3043
Class v6 floor lane 1: docs/analysis/class-v6/floor/sm-sparse.md, the first full draft (four rented 5090s, the 4090 and the H100 at stock: the SM count is not the lever, 1 to 4 percent at best; the knee 43 of 170 SMs on class v3 at the 99 percent hold; the H100 decomposition; the self-tune rows; PC 1's lock and memory-clock ladders owed)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of b1e940a26117a399efd
2026-10-08 13:49:29 +00:00
igneum-labs
c68bfac6b9
Counter ASIC 3.0 status: the hotfix f8da7515 (cold_start_replays) and 0.3.26 = d8a08ca2, the +0 move about 15:35 on the fast-time PASS; the 1.5x knob 3 row on rented 5090 and 4090 (1.58x energy per hash); the /swap wrap fix and the two gate kills by name
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 13:48:28 +00:00
igneum-labs
a5b361aafc
Class v6 floor lane 4: the sweep closed (20 rows, the 4060 Ti's class v5 stock row, the three cards not reached), sections 2, 6 and 8 regenerated; 10 of 10 on build-3
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 6d0498b7e6d0498b7e6
2026-10-08 13:41:15 +00:00
igneum-labs
98f50af344
Class v6 floor lane 4: the one page and the close reading carry the measured class v5 stock column (the lock worth 34 to 41 percent on Blackwell and Ada) and the three core figures
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of ced8ce7856d0498b7e6
2026-10-08 13:41:15 +00:00
igneum-labs
d049d38f2b
Class v6 floor lane 4: section 2 regenerated from the tiers table (the class v5 stock column measured on 14 card classes, the three core figures), section 6 the sweep's rows and its two faults
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 04446b9c86d0498b7e6
2026-10-08 13:41:15 +00:00
igneum-labs
babbbf2a9e
Class v6 floor lane 4: the fold-any-k line (E_mem per chip, the k lane's 1.1 pJ column priced)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of bae817f116d0498b7e6
2026-10-08 13:41:14 +00:00
igneum-labs
41914adee1
Class v6 floor lane 4: floor lane 1's stock rows taken (the 4090 and H100; the occupancy knob 1 to 2 percent), the class v5 watts driver and the memory-clock try (box-cardbench-v2m.sh) on 16 card classes in parallel
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 3af0359b66d0498b7e6
2026-10-08 13:41:13 +00:00
igneum-labs
029f0338bb
Class v6 floor lane 4: the honest denominator (docs/analysis/class-v6/floor/denominator.md): every card class under class v5 with the knobs, measured or estimated, the chip edge per row in absolute picojoules; the LPDDR6 tier five years out; the Ember tiers statement and the re-measure rule; the sweep's first rows
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 7551704536d0498b7e6
2026-10-08 13:41:13 +00:00
igneum-labs
11b6228151
Merge ca3-v4-amend 4a139d4c into master (gate: green on 4a139d4c, recorded by tools/ci/pre-push.sh; landed on the build mirror)
2026-10-08 13:33:02 +00:00
igneum-labs
d7a41aa60d
Merge class-v6-floor-invention-docs-2 8b7e7d28 into master (gate: green on 8b7e7d28, recorded by tools/ci/pre-push.sh; landed on the box mirror under the exception declared by main: main's ruling, 7 Oct 2026 19:5x UK: the GitHub account is suspended, lanes land on the box mirror's master, the box gate stamp is the verdict; GitHub gets the fast-forward when it answers)
2026-10-08 13:23:22 +00:00
igneum-labs
5547e6f1b6
Merge class-v6-census-docs 50c060b2 into master (gate: green on 50c060b2, recorded by tools/ci/pre-push.sh; landed on the box mirror under the exception declared by main: main's ruling, 7 Oct 2026 19:5x UK: the GitHub account is suspended, lanes land on the box mirror's master, the box gate stamp is the verdict; GitHub gets the fast-forward when it answers)
2026-10-08 13:16:21 +00:00
igneum-labs
4b3a293b51
Merge ca3-coord-record 03e0eecf into master (gate: green on 03e0eecf, recorded by tools/ci/pre-push.sh; landed on the build mirror)
2026-10-08 13:14:03 +00:00
igneum-labs
013e2ea76b
ledger AP-F8-1: the F8-256 attributions p212 (the bucket class at one narrow-window site) and p225 (the value-level class); the one-one-bit prediction a hint, the by-site histogram the attribution; the consequence for the next class's bucket and value-level tests
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 13:13:38 +00:00
igneum-labs
8b7e7d2889
Class v6 floor lane 5 (invention): the three sourced precedents for the close (RandomX X5 1.0x to 1.5x after 46 months, the X9 unshipped; Ethash E3 36 months and the iPollo V2H about 14x; Kaspa KS0 21 months at 167x to the KS5 Pro's 725x); the w64 census and F8 row closed by the census lane (256 of 256 with and without an era): the class is sound and dead on energy
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 828307fee828307fee2
2026-10-08 13:11:56 +00:00
igneum-labs
50c060b277
Class v6 census: the recommendation amended on the coordinator's close (W = 16 dead on energy by floor lane 5's card rows; the order is W = 8 pins, the index fold first, then the re-weight at W = 8 through this harness before it enters)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of cfd0b1db9 (cfd0b1db936c45275e33697c5b283eb12b25a424) for the box mirror master
2026-10-08 13:09:44 +00:00
igneum-labs
c7555638b4
Class v6 census: W = 16 and the op-mix re-weight through the sub-version 3 rules (docs/analysis/class-v6/census-w16-mix.md): every candidate 256 of 256 without an era and 256 of 256 across eras 0 to 7 with the window-bit refusal on, 0 exhausted; W = 16 removes the product's low bits from the address by construction; the re-weight lowers r to 0.41 and raises the stride-bit refusals; the rows, logs, scripts and commands
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of d20eb04bd (cfd0b1db936c45275e33697c5b283eb12b25a424) for the box mirror master
2026-10-08 13:09:44 +00:00
igneum-labs
03e0eecf86
Counter ASIC 3.0 status: the 0.3.25 pin named c9ad753a at 14:08 (every gate green, the fast-time PASS on the freeze-paired pair, the v5 read-back PASS, the FAIL seed re-read at the exact freeze, the minute 14:30 to 14:40, the fleet's census gate at 28,462), the testnet re-cut 0d05e795, the F8-256 attributions (p212 the bucket tail, p225 the value-level class), lane C's drawn-era re-read, the floor-sram and floor-invention landings, the PC 1 order and the 7600 card-in plan, the chain-id deploys
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 13:07:05 +00:00
igneum-labs
6babb93942
Merge remote-tracking branch 'build/master' into class-v6-invention
2026-10-08 13:04:40 +00:00
igneum-labs
7442ec25b3
Class v6 invention: the drawn-era re-read on the fixed instrument 2ae69eb4 (the sound per-load form 254 of 256 seeds at 0.819 per candidate under eras, 234 of 256 at 0.927 no-era; the 16 x 27 form dead on both; class v4's shape at sub-version 3's 0.67 on the same binary), the two TSVs, sections 0, 2.1, 3.3 and 4 updated
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 13:04:39 +00:00
igneum-labs
c4f90a0061
Merge class-v6-floor-invention-docs c62f15c0 into master (gate: green on c62f15c0, recorded by tools/ci/pre-push.sh; landed on the box mirror under the exception declared by main: main's ruling, 7 Oct 2026 19:5x UK: the GitHub account is suspended, lanes land on the box mirror's master, the box gate stamp is the verdict; GitHub gets the fast-forward when it answers)
2026-10-08 13:02:33 +00:00
igneum-labs
3099597026
Merge class-v6-floor-sram-docs 54ada47f into master (gate: green on 54ada47f, recorded by tools/ci/pre-push.sh; landed on the box mirror under the exception declared by main: main's ruling, 7 Oct 2026 19:5x UK: the GitHub account is suspended, lanes land on the box mirror's master, the box gate stamp is the verdict; GitHub gets the fast-forward when it answers)
2026-10-08 12:55:14 +00:00
igneum-labs
3105f72d8f
Merge ca3-coord-record d76cd38b into master (gate: green on d76cd38b, recorded by tools/ci/pre-push.sh; landed on the build mirror)
2026-10-08 12:54:19 +00:00
igneum-labs
d76cd38bef
Counter ASIC 3.0 status: the STOP on the pin at 13:29 (the fast-time pairing FAIL on an attempt-3 seed), its cause (the 0.3.25 worktree's pre-freeze igneum-pow copy under the paths override; the live network fingerprinted ON the freeze, cbc5bd0a), rule 19 (the build-time fingerprint refusal, packaging/pow-freeze.txt), the rebuilt shas 6ccaf9e9 and c9ad753a with the 90,000 ceiling and digest 2066aa57, the testnet re-cut 3ffcf83b, lane D's fan-out, the attack pass's twelve-chunk split, the explorer re-pointed at node1-dn3 and the 4464 chain id served, the counter-asic-4 docs landing 6af12f08
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 12:47:21 +00:00
igneum-labs
3c57693f62
Merge build/master into build-programme (the 4464 fact landed on both sides; this branch's wording and the second PASS line kept; the pages rebuilt)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 12:46:10 +00:00
igneum-labs
c62f15c0ad
Class v6 floor lane 5 (invention): the 5090 W = 16 stock row measured on a secure-cloud pod: the hinted form at sp170-w4 holds the 4-byte rate (145.7 against 142.6 MH/s) at 401 W against 316, +25 percent energy per hash, the second sector 4.7 nJ on the card (k about 0.24); the kill stands at stock; all five pods destroyed, USD 9 spent
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 39b8d058339b8d05838
2026-10-08 12:45:35 +00:00
igneum-labs
ef198fa37b
Class v6 floor lane 5 (invention): the second sector measured on rented 4090, H100 and 3090 at stock and KILLED: a hinted one-request load (ld.global.L2::64B) holds the 4-byte rate on Ada (63.65 against 64.73 MH/s) and fails on Hopper (-21 percent) and Ampere (-13), but the card pays the sector at about 8.6 nJ through its own fabric (296 against 225 W on the 4090), +34 percent energy per hash against the modelled chip's +33, k about 0.13; W = 16 stays out of class v6, W = 32 dies with it; the KEEP list is now two model corrections, one measured card figure and the Ethash precedent row
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 68315bf8339b8d05838
2026-10-08 12:45:35 +00:00
igneum-labs
79e06feb6f
Class v6 floor lane 5 (invention), corrected for the read-width naming: the whole 64-byte item is class w64 (W = 16 words), not w16; its card side is measured at two occupancies that disagree (the hash -47 percent at full occupancy, the probe -13 percent at its best lane count) and unmeasured in a one-request form, so rank 1 is conditional on one PC 1 job with a 95 percent pass line; the chip side unchanged (+33 percent GDDR7, +24 HBM3) and, on floor lane 3's wire figure, the SRAM die 66x to 19x; the three outcomes priced (5.3x dead, 3.4x, 3.0x to 3.2x)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 43fcf0fed39b8d05838
2026-10-08 12:45:35 +00:00
igneum-labs
251b76846a
Class v6 floor lane 5 (invention): the second sector as the one k = 1 lever (W = 16 words, the whole 64-byte item: the chip's GDDR7 read 2.0 to 3.2 nJ, E_mem +33 percent, the 5090 about +10 percent energy at +2.7 percent rate measured, every chip column down 10 to 15 percent, modelled); the tensor k band corrected to 0.2 to 0.7 (never above the ALU shadow); RT, proof of latency, drawn address map, video decode, row-straddle, scratch and independent chains killed with numbers; no 28 nm GDDR7 PHY exists so the chip's floor project is USD 20 M to 75 M; W = 32 held for v7
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of b13fc428f39b8d05838
2026-10-08 12:45:34 +00:00
igneum-labs
d2ddc61baf
Merge spec-accept-23 ddb434ab into master (gate: green on ddb434ab, recorded by tools/ci/pre-push.sh; landed on the box mirror)
2026-10-08 12:39:06 +00:00
igneum-labs
683a5afc99
Builder pages and faucet: Devnet 3 chain id 4464 since the class v5 floor (8 October 2026, 13:27 BST reading)
...
- the faucet reads eth_chainId from its node on every send and in its status (a fixed id signed refused transactions once the floor crossed); FAUCET_CHAIN_ID is gone from the env; the faucet now reads node1-dn3's EVM, the node the public RPC fronts
- /build, /faucet, docs/build/first-contract.md, rpc.md and faucet.md: 4464 with the floor note, "read it, never fix it"
- a second walkthrough PASS on the 4464 chain from build-2 through the public RPC and faucet: Counter at block 29878, 12 s end to end
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 12:38:51 +00:00
igneum-labs
362d6801e2
Merge dex-devnet3 db2db8bd into master (gate: green on db2db8bd, recorded by tools/ci/pre-push.sh; landed on the build mirror)
2026-10-08 12:37:18 +00:00
igneum-labs
6af12f0871
Merge counter-asic-4-docs 5f45de99 into master (gate: green on 5f45de99, recorded by tools/ci/pre-push.sh; landed on the box mirror under the exception declared by main: main's ruling, 7 Oct 2026 19:5x UK: the GitHub account is suspended, lanes land on the box mirror's master, the box gate stamp is the verdict; GitHub gets the fast-forward when it answers)
2026-10-08 12:35:08 +00:00
igneum-labs
ddb434ab3d
Devnet 3's chain id is 4464 since its class v5 floor crossed at DAA 68,400 on 8 October 2026 (eth_chainId 0x1170 on the public RPC): /metamask's devnet card, by-hand list, builders' snippet and one-click entry (chainId 0x1170, rpcUrls the public RPC, the explorer as block explorer; the local node named beside it), /faucet's two lines, the build pages' network table and walkthrough notes (docs/build), the nav pill's title on every page
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 12:32:22 +00:00
igneum-labs
db2db8bde8
Swap page: the chain id read from eth_chainId at load (4464 from the class v5 floor at DAA 68,400, 4463 before it), never fixed in the page; devnet-3.json notes both
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
2026-10-08 12:30:51 +00:00
igneum-labs
54ada47f91
Class v6 floor lane 3: the close is 15:45 UK (the founder's rule of 13:3x); the four clock references updated, later rows as amendments
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 8e9588de0 (8e9588de0) for the box mirror master
2026-10-08 12:29:15 +00:00
igneum-labs
88924ec8f4
Class v6 floor lane 3: section 2.2c (W = 16 across the three chips: the die 66x to 19x if the 5090 passes, 36x at the measured w64 row; GDDR7 4.4x, HBM3 6.7x) and section 4.3 (the capex wall on the corrected USD 20 to 75 M project floor: no chip project below USD 23 M a year of miner revenue, every DRAM-board project above USD 340 M)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 7bc9de4b4 (8e9588de0) for the box mirror master
2026-10-08 12:29:15 +00:00
igneum-labs
ee2d3c8606
Class v6 floor lane 3: section 2.2b, the shadowed SRAM rows re-folded on the k lane's synthesised core (0.11 microjoules of shadow at N3, absolute k about 0.1): 21x at W = 4 and 18x at W = 8 under class v4, 10x at the full shadow, 6x to 7x at the knee; finding 1, the public-claim row and the served sentence carry the range with the record's band marked
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of bed2aebe3 (8e9588de0) for the box mirror master
2026-10-08 12:29:15 +00:00
igneum-labs
0478a6c0eb
Class v6 floor lane 3: section 2.2a, the shadowed rows at the 5090's knee in both k conventions, absolute first (3.8x / 2.0x at W = 4; the record's 6.1x / 3.3x marked)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of d550dadda (8e9588de0) for the box mirror master
2026-10-08 12:29:15 +00:00
igneum-labs
7b523af541
Class v6 floor lane 3: W = 8 free by the measured w16 and w64 rows (one sector per load, the crate's width set caveat); the 5090's size rows (4, 8, 10 percent per hash at the knee at 2, 4, 8 GiB) as the floor's honest-side cost; the k convention at the lock stated both ways
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of e1e433638 (8e9588de0) for the box mirror master
2026-10-08 12:29:14 +00:00
igneum-labs
745e9effc0
Class v6 floor lane 3: the SRAM full-store die and the dataset floor (the read width as the wire lever, 66x to 31x at zero shadow and 5.7x to 5.4x with it; the floor as a ticket lever, 5.5 / 8.5 / 11.5 GiB; the capex wall on the spec's emission, USD 0.13 to 2.9 per IGN; the four candidates killed)
...
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>
Documents-only replay of 708d01b4d (8e9588de0) for the box mirror master
2026-10-08 12:29:14 +00:00
