Counter ASIC 3.0 status: items 4 and 5 closed, the owed list opened
This commit is contained in:
parent
ace33b9eef
commit
8f2defa659
1 changed files with 8 additions and 2 deletions
|
|
@ -18,7 +18,7 @@ The test every result is judged against (the project lead, 6 October): a chip ma
|
|||
|---|---|---|---|---|
|
||||
| 1 | Partial-store chip and the time-memory curve | ca3-analysis | CLOSED, merged (71df794) | verdict OVER 2x: the f = 1 chip (the dataset stored in DRAM, nothing recomputed) is 5.1x per joule on GDDR7 and 7.5x to 9.2x on HBM3 in the model, 2.1x to 4.8x by the Ethash precedent, $2.8 per MH/s against the 5090's $14.7; the curve is monotone toward f = 1, so the partial-store chip is never built; the mixer and item 2 do not touch it; chip-model-v3.md section 5 |
|
||||
| 2 | Per-day item-derivation program (reserve entry, verifier gate, daily build) | ca3-derive | running (Mac first; 5090 job after PC 2 clears) | |
|
||||
| 4 + 5 | Share-pattern detector, trigger rules, FPGA lane, layer 9 against 7 | ca3-detector | running | |
|
||||
| 4 + 5 | Share-pattern detector, trigger rules, FPGA lane, layer 9 against 7 | ca3-detector | CLOSED, merged (c0642af, merge ed06814) | detector.mjs + 7 of 7 tests + one observer hook, dry run quiet on the devnet (max correlation 0.53 against the 0.8 edge; excess spread 0 to 5.2 percent); funding.md rule 5: bounty escrowed and benchmark live before daily issuance crosses USD 20,000 a day; epoch-length.md sections 11 and 12: signal trigger M = 6 windows; FPGA soft overlay 0.30x to 0.39x per watt on the measured basis, 0.7x to 1.9x at the bank-bound ceiling (unmeasured); layer 9 ranks above layer 7. The live observer is NOT restarted yet: the write path is untested; one restart after item 7's hook merges, then the first live detector row is recorded here |
|
||||
| 3 | Cryptanalysis brief in funding.md | ca3-crypto-brief | CLOSED, merged (43c3ead) | funding.md line item USD 80k to 160k, reviewer shortlist, ranked break list; verdict GO to commission (no outreach, no spend) |
|
||||
| 6 + 7 | Reserve order with step costs, vendor-share metric | ca3-reserve | running (Mac first; 5090 job after PC 2 clears) | |
|
||||
| 8 (added by item 1's finding, coordinator 08:xx UTC) | Program work in the latency shadow: the hash rate, watts and verifier cost at N = 50,000, 100,000, 200,000 ops per hash on the M5 Max and the 5090; the 5090 power-cap rows | ca3-shadow | running (Mac first; 5090 job after PC 2 clears) | |
|
||||
|
|
@ -89,4 +89,10 @@ Either replaces "under 2x" on the site and in the litepaper once the project lea
|
|||
|
||||
## 7. Unverified and owed
|
||||
|
||||
(filled at the close)
|
||||
| Item | Owed | Why |
|
||||
|---|---|---|
|
||||
| 1 | the 5090's watts at the hash alone and under a cap (Ember Tune rows requested; the 5 October PC 2 sweep as the second source); every DRAM energy figure is a streaming figure applied to random reads; the 9070 XT rows | PC 1 not released; no chip measured |
|
||||
| 4 | the 9070 XT rate band for the detector; the coinbase card-model tag (0.3.12) so the chain-attributed band needs no fleet log; the public testnet's first-week baseline (history check 2) | PC 1 not released; a miner change |
|
||||
| 5 | a rented FPGA hour (the soft-overlay reads-in-flight number is a model on cited HBM figures) | no FPGA in the fleet |
|
||||
| 6 | the 9070 XT step costs | PC 1 not released |
|
||||
| 4 + 7 | the live observer restart with both hooks, and the first live detector and vendor-share rows | after item 7 merges |
|
||||
|
|
|
|||
Loading…
Reference in a new issue