| .. |
|
arx.mk
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
arx.sdc
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
collect.py
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
core8.mk
|
chip-model: the programmable shadow core (core_v6: imem, fetch, decode, per-lane register file, the class units, era registers), 8, 32 and 32-lane 16-register builds, synthesis-only power path
|
2026-10-08 14:32:44 +00:00 |
|
core8.sdc
|
chip-model: the programmable shadow core (core_v6: imem, fetch, decode, per-lane register file, the class units, era registers), 8, 32 and 32-lane 16-register builds, synthesis-only power path
|
2026-10-08 14:32:44 +00:00 |
|
core8i1k.mk
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
core8i1k.sdc
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
core8r64.mk
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
core8r64.sdc
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
core8sel.mk
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
core8sel.sdc
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
core32.mk
|
chip-model: the programmable shadow core (core_v6: imem, fetch, decode, per-lane register file, the class units, era registers), 8, 32 and 32-lane 16-register builds, synthesis-only power path
|
2026-10-08 14:32:44 +00:00 |
|
core32.sdc
|
chip-model: the programmable shadow core (core_v6: imem, fetch, decode, per-lane register file, the class units, era registers), 8, 32 and 32-lane 16-register builds, synthesis-only power path
|
2026-10-08 14:32:44 +00:00 |
|
core32all.mk
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
core32all.sdc
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
core32r16.mk
|
chip-model: the programmable shadow core (core_v6: imem, fetch, decode, per-lane register file, the class units, era registers), 8, 32 and 32-lane 16-register builds, synthesis-only power path
|
2026-10-08 14:32:44 +00:00 |
|
core32r16.sdc
|
chip-model: the programmable shadow core (core_v6: imem, fetch, decode, per-lane register file, the class units, era registers), 8, 32 and 32-lane 16-register builds, synthesis-only power path
|
2026-10-08 14:32:44 +00:00 |
|
designs.txt
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
edge.py
|
shadow-k: the programmable core's synthesis-only row (6.9 pJ per lane-op ASAP7, k 0.56 at the lock at N3), the edge table in the absolute convention, the lease-routed Makefile
|
2026-10-08 14:32:44 +00:00 |
|
fold.mk
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
fold.sdc
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
gl2sim.sh
|
chip-model: the programmable shadow core (core_v6: imem, fetch, decode, per-lane register file, the class units, era registers), 8, 32 and 32-lane 16-register builds, synthesis-only power path
|
2026-10-08 14:32:44 +00:00 |
|
lop3.mk
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
lop3.sdc
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
mix.py
|
chip-model: shadow-k collector, mix optimiser, edge rows; the report's method sections
|
2026-10-08 14:32:43 +00:00 |
|
mul.mk
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
mul.sdc
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
power.tcl
|
shadow-k: the programmable core's synthesis-only row (6.9 pJ per lane-op ASAP7, k 0.56 at the lock at N3), the edge table in the absolute convention, the lease-routed Makefile
|
2026-10-08 14:32:44 +00:00 |
|
prmt.mk
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
prmt.sdc
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
scratch.mk
|
chip-model: shadow-k collector, mix optimiser, edge rows; the report's method sections
|
2026-10-08 14:32:43 +00:00 |
|
scratch.sdc
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
shfl.mk
|
chip-model: shadow-k collector, mix optimiser, edge rows; the report's method sections
|
2026-10-08 14:32:43 +00:00 |
|
shfl.sdc
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
sim.sh
|
chip-model: the programmable shadow core (core_v6: imem, fetch, decode, per-lane register file, the class units, era registers), 8, 32 and 32-lane 16-register builds, synthesis-only power path
|
2026-10-08 14:32:44 +00:00 |
|
synthrow.sh
|
shadow-k: the design sweep (64 registers k 0.78, 1,024 imem 0.97 as built and about 0.6 with SRAM, select tree 0.55), the sweep variants' RTL and configs, the synthesis-row driver, the steady-state solve in the collector
|
2026-10-08 14:32:45 +00:00 |
|
tile.mk
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
tile.sdc
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
|
xbar.mk
|
chip-model: shadow-k collector, mix optimiser, edge rows; the report's method sections
|
2026-10-08 14:32:43 +00:00 |
|
xbar.sdc
|
chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
|
2026-10-08 14:32:43 +00:00 |
44bb0b406d