| .. |
|
analysis
|
Merge origin/master 0caa3cc5 into ca3-v4-amend (igneum-pow kept byte-identical to the frozen c79f6d96 per main's stop-the-line ruling; the ledger keeps both sides)
|
2026-10-07 16:40:29 +00:00 |
|
api
|
Public stats API: /api/stats and /api/supply, documented with live examples, contract test and a live check
|
2026-10-05 19:35:40 +00:00 |
|
benchmarks
|
Counter ASIC 3.0 items 6 and 7: proposed reserve order and spec text (docs/plans/counter-asic-3-reserve.md), the vendor-share section on the benchmark page, the observer README row
|
2026-10-06 07:40:41 +00:00 |
|
brand
|
Brand: before/after Finder renders of the app and DMG volume icons (docs/brand)
|
2026-10-04 11:51:11 +00:00 |
|
commercial
|
Public text: the proving price as a formula in network hash, one threshold sentence, the carried-proof caveat, the dev fee's share, the stranded pool (Horizon economy and security lanes)
|
2026-10-06 20:16:05 +00:00 |
|
community
|
Discord structure: release webhook moved to #releases, post 1's channel line edited by webhook; both read back (7 October 2026, 13:1x UK)
|
2026-10-07 12:14:12 +00:00 |
|
design
|
fud ledger AP-F8-6: the class v5 floor does not reach adv-cache-2's era-stride diffuse class (0 of 29 refused; the instrument, the bound, the next class's test); class v5 page: the clock lines corrected to BST with the clock rule, F4 PASS on 19c60cf9
|
2026-10-07 22:35:27 +00:00 |
|
evidence/reproduced
|
Repro 0.3.14 and 0.3.15 re-run with sccache off (RUSTC_WRAPPER pass-through): A vs B MATCH on all eight artefacts, hashes unchanged; evidence files regenerated
|
2026-10-06 20:22:06 +00:00 |
|
legal
|
Add the IGNEUM trade mark clearance search (3 Oct 2026)
|
2026-10-03 19:00:08 +00:00 |
|
plans
|
Merge build-server deae3803 into master on the box mirror (GitHub suspended since 18:02 BST; the box gate stamp stands in for CI; main's rule of 18:1x BST)
|
2026-10-07 18:23:34 +00:00 |
|
posts
|
Hero shortened on the project lead's word (6 October 2026, 16:4x UTC): the same claims in 70 words; the reddit post saved as docs/posts/reddit-2026-10-06.md
|
2026-10-06 16:20:01 +00:00 |
|
security
|
Key custody: inventory, encrypted backup and restore, no-secrets CI check
|
2026-10-05 17:01:01 +00:00 |
|
spec
|
spec 01 1.4.7.5: the class v5 id table in the read-back test's shape (Seed, Attempt, Id, Note with the generator)
|
2026-10-07 22:27:21 +00:00 |
|
testnet
|
Merge fee-switch into release-0.3.9: the prover mirrors both fee tables and fees_v1_activation_daa (new pinned guest), the devnet runbook for H = 210,000
|
2026-10-05 16:28:21 +00:00 |
|
bench-log.md
|
RTX 5060 Ti (16 GB, Razer Core X V2 Thunderbolt) on PC 2: detection, G1 bit-exact on class v4 sub-version 1 and the v3 control, the 10-minute stock window, the bench-log entry, the card-picker entry and the public table row
|
2026-10-07 15:05:47 +00:00 |
|
bugs.md
|
app: every elevated launch through one hidden-console builder; CI check for Windows spawns; PC 1 console watchers
|
2026-10-06 08:21:46 +00:00 |
|
evidence.md
|
Site and evidence: the chip model's next test is the internal adversarial pass (three lanes new to the hash code, outsider inputs only, reports published whole), not external lots; the one outside check staged on its escrow and the publish word (the project lead's correction, 7 October 2026)
|
2026-10-07 17:54:43 +00:00 |
|
fork-divergence.md
|
Docs: devnet-v4 integration section (merge order, devnet v4 rules, compatibility, cut-over commands) and bench-log entry
|
2026-10-04 01:23:42 +00:00 |
|
fork-map.md
|
Finality quorum: 2/3 of active weight and at least 56.7% of total, per simulation v2
|
2026-10-03 16:15:15 +00:00 |
|
fud-fixes.md
|
Site truth, 6 October 2026: the ledger's stated sentences merged, the bounty struck, draft (a) on the chip line, the measured prover tiers, the ledger page, the evidence page generated from its source, the live scene reading the live state
|
2026-10-06 16:12:30 +00:00 |
|
fud-ledger.md
|
fud ledger AP-F8-6: the class v5 floor does not reach adv-cache-2's era-stride diffuse class (0 of 29 refused; the instrument, the bound, the next class's test); class v5 page: the clock lines corrected to BST with the clock rule, F4 PASS on 19c60cf9
|
2026-10-07 22:35:27 +00:00 |
|
provenance.md
|
Provenance: credit every borrowed component, upstream merge procedure, prover customer brief
|
2026-10-03 20:02:16 +00:00 |
