igneum/tools/chip-model/rtl/flow/scratch.sdc
igneum-labs ccd5a366c1 chip-model: the shadow-k floor lane's RTL, testbenches and ORFS flow (ASAP7) for every class v6 mixer family
Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>

Documents-only replay of 9009ed0f4 (bfccc26ed4) for the box mirror master
2026-10-08 14:32:43 +00:00

10 lines
419 B
Tcl

current_design scratch8k
set clk_name core_clock
set clk_port_name clk
set clk_period 1500
set clk_io_pct 0.2
set clk_port [get_ports $clk_port_name]
create_clock -name $clk_name -period $clk_period $clk_port
set non_clock_inputs [all_inputs -no_clocks]
set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs
set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs]