Counter ASIC 3.0 status: the 3bb57640 deploy read back, the 0.3.25 pre-pin matrix green on four boxes, the 9070 XT grid on the AMD knob (run-ca3-pc1-amd-grid-9070-20261008-b: 149 W at 18.96 MH/s, both floors, the knob a watts lever only, the two 5090 denominators), the Arc default at 12:30 (pairing dba17a0a, kit 65b47211, Intel held out), the explorer deploys 43547048, 7dddf190 and af873d4b, the /build lane's close, lane D's 24,000-era coverage (61 of 5,000 at the lossy corner against 0 of 19,000), the node lane's missed 12:30 clock and the gate-priority lesson, main's census correction

Browse source

Co-Authored-By: Claude Fable 5.1 <noreply@anthropic.com>

...

This commit is contained in:

igneum-labs 2026-10-08 11:30:51 +00:00

parent 0deadcfe7d

commit bebb967029

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Show stats Download patch file Download diff file Expand all files Collapse all files

2

docs/plans/counter-asic-3-status.md

View file

File diff suppressed because one or more lines are too long